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[57] ABSTRACT 
Three dimensional communication within an integrated 
circuit occurs via electromagnetic communication be-
tween emitters and detectors situated throughout the 
integrated circuit. The emitters and detectors can be 
produced in a diode or laser configuration. The emitters 
and aetectors can be fabricated via novel lift-off and 
alignable deposition processes. Integrated circuit layers, 
including silicon and gallium arsenide, are transparent 
to the electromagnetic signals propagated from the 
emitter and received by the detector. Furthermore, 
arrays of optical detectors can be implemented to per-
form image processing with tremendous speed. Process-
ing circuitry can be situated directly below the optical 
detectors to process in massive parallel signals from 
individual optical detectors. 
36 Claims, 6 Drawing Sheets 
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THREE DIME!lilSIONAL INTEGRATED CIRCUITS 
WITH LIFT -OFF 
The U.S. government has a paid-up license in this 
invention and the right in limited circumstances to re-
quire the patent owner to license others on reasonable 
terms as provided for by the terms of Contract Number 
ECS90-58-144 awarded by the National Science Foun-
dation. 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This patent application is related to the following 
copending patent applications, which are incorporated 
by reference as if set forth in full hereinbelow. 
1. "Processes For Lift-Off Of Thin Film Materials 
And For The Fabrication Of Three Dimensional Inte-
grated, Circuits'', filed Apr. 8, 1992, having Ser. No. 
07/865'126. 
2. "Processes For Lift-Off And Deposition Of Thin 
Film Materials", filed Apr. 8, 1992, having Ser. No. 
07/865,119. 
FIELD OF THE INVENTION 
The present invention generally relates to advanced 
integrated circuit technology, and more particularly, to 
implementing a massive three dimensional communica-
tion network in an integrated circuit cube by monolithi-
cally integrating thin film semiconductor emitters and-
/or detectors using novel separation, or "lift-off," and 
alignable deposition processes. 
BACKGROUND OF THE INVENTION 
The monolithic integration of gallium arsenide 
(GaAs) photonic and electronic materials and devices 
with host substrates, such as silicon (Si), glass, and poly-
mers, will enable the fabrication of the next generation 
2 
However, although the Bellcore technique yields 
high quality material, it has several problems, including 
the inability to align and selectively deposit the devices. 
Moreover, there are difficulties in contacting both sides 
S of the devices. Hence, at present, the Bellcore technique 
is inadequate for producing emitters and receivers for 
three dimensional integrated circuits, described in detail 
hereafter. 
For an nxn array processor, the number of input-
10 /output (1/0) connections required for optimum per-
formance is on the order ofn2. However, the number of 
connections available in a conventional two dimen-
sional integrated circuit is typically on the order of 
4 X D, as a result of space limitations thereby creating a 
15 connection bottleneck. Moreover, as the number of 
processing elements increases, connection availability 
becomes even more limited. Thus, the connection bot-
tleneck substantially limits the processing density and 
speed of array processors implemented with integrated 
20 circdit technology. 
The connection bottleneck can be overcome through 
the use of three dimensional communication at the 1/0 
interface and within the integrated circuit itself. 1/0 
connections can be implemented around the entire out-
25 side of the integrated circuit, including the top and 
bottom as well as the sides. Furthermore, intercommu-
nication between integrated circuit layers as well as 
intracommunication within the circuit layers are essen-
tial. In other words, integrated circuits can be con-
30 verted from a two dimensional plane-like structure into 
a three dimensional cube-like structure. The implemen-
tation of three dimensional communication would en-
able massive parallel data transfer and signal processing 
at all processing points in an array, thereby increasing 
35 the throughput and speed of system computation 
through elimination of the connection bottleneck. 
The applications for three dimensional communica-
of integrated circuits, particularly, integrated circuit 
"cubes" having a massive three dimensional communi- 40 
cation network and optoelectronic integrated circuits. 
tion are numerous. For example, neural networks and, 
specifically, learning neural networks, would particu-
larly benefit because of their array structure. See, for 
example, C. A. Mead, Analog VLSI and Neural Systems, 
A standard technique for GaAs on Si integration is 
heteroepitaxial growth, which is described in H. Choi J. 
Mattia, G. Turner, and B. Y. Tsauer, "Monolithic Inte-
gration of GaAs/ AIGaAs LED and Si Driver Circuit", 
IEEE Electron Dev. Lett., vol.9, pp. 512-514, 1988, in-
corporated herein by reference. However, the crystal 
quality of this heteroepitaxial material is often inade-
quate for many optical applications. 
An integration method which seeks to preserve the 
high material quality of lattice-matched growth is the 
epitaxial lift-off process developed by Bell Communica-
tions Research, Inc., (Bellcore), as described in E. Ya-
blonovitch, T. J. Gmitter, J. P. Harbison, and R. Bhat, 
"Double Heterostructure GaAs/ AIGaAs Thin Film 
Diode Lasers on Glass Substrates", IEEE Phot. Tech. 
Lett., 1, pp. 41-42, 1989, incorporated herein by refer-
ence. Essentially, a thin aluminum arsenide (AIAs) sac-
rificial layer is grown on a GaAs substrate, and then 
GaAs/ AIGaAs device epitaxial layers are grown on top 
of the A!As layer. The GaAs/ AIGaAs lattice-matched 
epitaxial layers are separated from the growth substrate 
by selectively etching the A!As sacrificial layer. These 
device layers are then mounted in a hybrid fashion onto 
Addison-Wesley, 1989, which is incorporated herein by 
reference, and which discloses the benefit of three di-
mensional communication to neural networks. 
45 As another example, consider the benefit to an optical 
imaging array which converts light from an image into 
an electronic manifestation. The optical imaging array 
could be disposed on an outer plane of a three dimen-
sional integrated circuit cube. The optical imaging 
50 array would benefit from three dimensional connection 
because each optical detector could then be connected 
directly to corresponding signal processing circuitry. 
As a result, (I) image arrays could be larger in area and 
in number of detectors; (2) extremely high throughput 
55 could be provided due to massive parallel processing; 
and (3) the ultimate number of array outputs could be 
reduced because of the pre-processing of each pixel data 
by corresponding processing circuitry. 
In the art, three dimensional integration of circuitry 
60 has only begun to evolve. The preliminary research 
involving this type of integration is discussed hereafter. 
A thermomigrated feedthrough technique is cur-
a variety of host substrates. The device layers are of 65 
high quality and are currently being used for the inte-
gration of GaAs/ AIGaAs materials onto host sub-
strates, such as Si, glass, lithium niobate, and polymers. 
rently under development, but very little has been pub-
lished in open literature about this technique. However, 
the thermomigrated feedthrough technique involves 
thermomigrating aluminum signal paths, or "feed-
throughs," into a wafer to provide communication be-
tween the front and back side of a silicon (Si) wafer. 
5,280,184 
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Because the aluminum is a p-type dopant and the sur- large number of processors, such as array processors, 
rounding Si wafer is an n-type dopant, a pn junction is the technology is limited by the finite number of inter-
created at the signal path interfaces. The pn junction connections which can be achieved by the substrate. 
isolates the thermomigrated feedthroughs from each Finally, three dimensional integration using optical 
other and thus prevents cross-talk. Furthermore, micro- S interconnects has been proposed, but demonstrated 
bridge connections are used to connect separate wafers only to a very limited extent in the art. For example, 
together. For more information on microbridge con- discrete light emitters and detectors, together with asso-
nections, see J. Little, R. Etchells, J. Grinberg, S. Laub, ciated circuitry, have been crudely mounted on an insu-
J. Nash, and M. Yung, International Conference on lating substrate, as described in R. K Kostuk, J. W. 
Wafer Scale Integration Proceedings, pp. 55-92, 1989, the 10 Goodman, and L. Hesselink, "Optical Imaging Applied 
disclosure of which is incorporated herein by reference. to Microelectronic Chip-to-Chip Interconnections," 
Although the thermomigrated feedthrough technique Appl. Opt., Vol. 24, p. 2851, 1985, incorporated herein 
has advantages, it remains problematic. First, most fab- by reference. Light emitters and detectors have also 
rication processes for complimentary metal oxide semi- been formed on Si substrates, as discussed in M. J. 
conductor (CMOS) devices use a p-type Si substrate 15 Goodwin, A. J. Moseley, D. J. Robbins, M. Q. Kearley, 
wafer. The thermomigrated feedthrough technique can J. Thompson, D. Clewitt, R. C. Goodfellow, and I. 
only use n-type wafers. Second, the pn junction isola- Bennion, "Hybridised Optoelectronic Modulator Ar-
tion creates a large substrate capacitance for each feed- rays for Chip-to-Chip Optical Interconnection," SPIE 
through. This predicament capacitively loads the cir- Proc., Vol. 1281, p. 207, 1990; A. Yariv, "The Beginning 
cuitry connected to the feedthroughs, thereby decreas- 20 of Integrated Optoelectronic Circuits," IEEE Trans. 
ing signal speed or requiring specialized high powered Electron Devices, Vol. ED-31, p. 1656, 1984; and P. J. 
drive circuitry. In addition, the area occupied by the Ayliffe, J. W. Parker, and A. Robinson, "Comparison of 
feedthrough I/O interconnect may be physically large Optical and Electrical Interconnections at the Board 
because a small aluminum dot on the wafer surface will and Backplane Levels,QO SP/E Proc., Vol. 1281, p.2, 
spread in area as well as in depth. Finally, the cost of the 25 1990, the disclosures of which are incorporated herein 
thermomigrated feedthrough technique may make it by reference. 
prohibitive for inexpensive integration. A more notable attempt for optical integration was 
Another three dimensional integration technique in- recently described in "Through-Wafer Optical Com-
volves growing Si layers on top of insulating layers munication Using Monolithic lnGaAs-on-Si LED's and 
which have been deposited onto a Si wafer already 30 Monolithic PtSi-Si Schottky-Barrier Detectors", G. W. 
having circuitry. Thus far, the research has focused on Turner, C. K. Chen, B. Y. Tsaur, and A. M. Waxman, 
the recrystallization of the deposited Si, because the IEEE Photonics Technology Letters, Vol. 3, No. 8, Au-
deposited Si tends to grow in amorphous form on the Si gust 1991, the disclosure of which is incorporated 
wafer. However, the heat generated in this growth and herein by reference. This technique involves communi-
recrystallization technique, which often utilizes a laser 35 cation through Si wafers by using a light emitter fabri-
to perform the recrystallization, is usually detrimental cated on one Si wafer and a detector fabricated on a 
to the existing circuitry on the Si wafer situated below. second Si wafer. The emitter and detector are arranged 
A flip chip technique for three dimensional integra- in a stack configuration. The emitter is a doubleheteros-
tion involves the bonding of two wafers. This technique tructure InGaAs-InAlAs LED fabricated on a p-type Si 
is described in IEEE Transcript On Electronic Devices, 40 substrate, and the detector is a PtSi Schottky-barrier 
Volume 38, No. 5, Special Issue On Solid-State Image diode fabricated on an n-type Si substrate. 
Sensors, 1991, which is incorporated herein by refer- Although the foregoing optical integration technique 
ence. This technique is undesirably limited to the con- shows much promise in the area of three dimensional 
nection of two layers of devices. In addition, flip chip integration, it has severe limitations. Two Si wafers of 
bonding also suffers from yield and reliability problems. 45 different dopant type must be utilized. Moreover, 
Still another technique for three dimensional integra- growth of the emitter and detector on the Si wafers can 
tion involves growing a photoconversion layer on top cause damage to surrounding circuitry and/or limit the 
of Si circuitry. This technique is fully described by S. ability to fabricate certain circuitry within the proxim-
Manabe and Y. Mastunaga, IEEE Transcript On Elec- ity of the emitter and detector. 
tronic Devices, Volume 38, No. 8, pp. 1765-1771, 1991, 50 In essence, all optical integration techniques in the 
the disclosure of which is incorporated herein by refer- conventional art fall short of teaching a method for 
ence. The photoconversion layer integration technique fabricating a fully operative and expansive three dimen-
is also an integration scheme which is limited to the sional communication network within an integrated 
connection of only two layers of devices. Furthermore, circuit. 
the photoconversion layer integration technique is ex- 55 
tremely limited in device scope because only amor-
phous Si photoconversion layers can be used for the 
technique. 
Yet another three dimensional integration technique 
involves multi-chip module technology. In this tech- 60 
nique, individual chips are placed onto a highly inter-
connected substrate in a hybrid fashion to form a "mul-
ti-chip module." Complex interconnections between the 
chips are achieved by photolithographically-defined 
interconnects in the prefabricated substrate. At present, 65 
these multi-chip modules are finding some commercial 
application in computational systems such as comput-
ers. However, for computational systems having a very 
SUMMARY OF THE INVENTION 
The present invention provides for three dimensional 
integrated circuits and other applications via novel 
processes for monolithically integrating thin film semi-
conductor materials and devices, such as electromag-
netic emitters and/or detectors. In essence, the novel 
processes involve lift-off of a thin film material from a 
growth substrate and alignable deposition of the thin 
film material onto a host substrate, as will be described 
in detail hereinafter. 
In a monolithic three dimensional integrated circuit 
fabricated in accordance with the present invention, 
electromagnetic communication occurs vertically 
5 
5,280,184 
6 
through any integrated circuit 1ayer(s), which can have 
operational circuitry, and/or occurs latera11y in the 
same integrated circuit layer. Electromagnetic signals 
are sent from an emitter and received by one or more 
detectors situated at some other location anywhere in 5 
the integrated circuit. In basic concept, the present 
invention is as fo11ows. A first integrated circuit layer in 
the three dimensional integrated circuit has a first and a 
second side. An emitter situated either on the first side 
or on a layer spaced from the first integrated circuit 10 
layer sends electromagnetic signals towards the direc-
tion of the first side. The emitter can have an emitting 
junction, for example, created by lnxGa1-xAsyP1-y 
materials (n-type coupled to p-type), where O<x< 1 
and O<y<I. The signals sent from the emitter pass 15 
through one or more layers because the layers are trans-
parent to the carrier frequency of the signals. A detec-
tor is situated to receive the electromagnetic signals 
from the direction of the second side. The detector can 
be situated on the second side of the integrated circuit 20 
layer or on a different layer in the integrated circuit. 
Moreover, the detector can have a detecting junction, 
for example, that may be created by the materials used 
in the emitter. Worth noting is that the emitter and 25 detector may be identical except for electrical excita-
tion, and may be freely interchanged by changing elec-
trical excitation so as to further increase the flexibility 
of the proposed invention. Finally, the foregoing emit-
ters and detectors can be situated anywhere throughout 30 
an integrated circuit so as to provide for a very complex 
and flexible three dimensional communication network. 
The present invention also provides for the fabrica-
tion of an array of optical detectors for an imaging or 
video system. The array of optical detectors is mono- 35 
lithicaUy formed on an external surface of an integrated 
circuit. Each integrated layer has a polyimide or other 
electrica11y insulating layer with a top and a bottom and 
a hole therethrough leading to processing circuitry. The 
thin film detectors, placed on top of the polyimide or 40 
other electrica11y insulating layer, convert the optical 
signal to an electrical signal. The processing circuitry is 
configured to process the converted optical signals. The 
hole is filled with a conductor configured to transport 
the converted optical signals to the processing circuitry. 45 
The detectors can be made of an epitaxial layer com-
prised of either GaAs, lnP or InGaAsP situated at the 
top of the polyimide layer in contact with the metal. 
The epitaxial layer alone can create a detecting junc-
tion, or the epitaxial layer in combination with the metal 50 
can create a detecting junction which receives optical 
signals from an exterior source and immediately trans-
mits the signals to the processing circuitry. 
The present invention overcomes the deficiencies of 
the prior art, as noted above, and further provides for ss 
the following additional features and advantages. 
Electronic circuits can be designed to occupy less 
space due to the enhanced interconnection network. 
Three dimensional communication networks can be 
implemented in integrated circuits fabricated from inex-
pensive Si and/or GaAs wafers. In other words, inte-
grated circuits are first fabricated in an inexpensive 
manner using conventional Si or GaAs foundries. Then, 
the optical emitters and detectors are attached to the 
foundry Si or GaAs circuits in post-processing steps. 
A corollary to the foregoing advantage is that the Si 
or GaAs circuitry and the emitters/detectors can be 
independently optimized and/or tested before integra-
tion for high yield and high performance. 
The present invention provides for extensive image 
processing and video applications. Optical detectors 
fabricated from semiconductor materials, such as GaAs, 
lnP or lnGaAsP based materials, can be integrated 
dire<;:tly on top of an existing Si, GaAs or Si substrate. 
Further, the Si substrate could have processing cir-
cuitry for processing signals received by individual 
optical detectors or aggregates thereof. 
In accordance with another feature envisioned by the 
present invention, an optical device can be used as both 
an emitter and a detector (transceiver). Hence, two way 
communication can occur with only two optical de-
vices. 
Many communications wavelengths for the emit-
ter/detector pair are envisioned. Furthermore, with the 
addition of modulation techniques, the number of com-
munication channels is virtually infinite. 
Further features and advantages of the present inven-
tion will become apparent to one skilled in the art upon 
examination of the following drawings and the detailed 
description. It is intended that any additional features 
and advantages be incorporated herein. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The present invention, as defined in the claims, can be 
better understood with reference to the fo11owing draw-
ings. 
FIG. I illustrates vertical intercommunication be-
tween layers of a three dimensional integrated circuit 
wherein an emitter (E) sends signals to a detector (D) 
through an integrated circuit Jayer(s); 
FIGS. 2A through 2C show examples of various 
diode configuration which are usable as emitters and 
detectors within the three dimensional integrated cir-
cuit of FIG. I; 
FIGS. 3A through, 3G illustrate a first epitaxial lift-
off and deposition process for electromagnetic commu-
nication devices wherein a carrier layer is utilized to 
lift-off and protect device layers; 
Electronic circuits at any position within a multilay-
ered integrated circuit communicate vertically, in the 
third dimension. As a result, massively parallel process-
ing is possible, thereby enhancing processing speed. 
Massively parallel input/output (1/0) are provided 
FIGS. 4A through 4G illustrate a second epitaxial 
lift-off and deposition process for electromagnetic com-
munication devices wherein a transfer medium is uti-
60 Jized to invert device layers; 
by the present invention. Specifically, the number of 
1/0 lines which can interface to an integrated circuit is 
substantially enhanced, because 1/0 contacts can be 
placed not only around the sides of the integrated cir- 65 
cuit, but also on the top and bottom. These 1/0 can be 
very fast, optical 1/0 as well. In essence, integrated 
circuit "cubes" are constructed. 
FIG. 5 shows an array of optical detectors configured 
to receive optical signals; 
FIG. 6 is a cross section of the optical detector array 
of FIG. S; and 
FIGS. 7A through 7G illustrate a third epitaxial lift-
off and deposition process for producing optical detec-
tors shown in FIGS. 5 and 6. 
7 
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DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
I. Three Dimensional Integrated Circuits 
FIG. 1 illustrates a multilayered integrated circuit 5 
(IC) 10 wherein vertical communication occurs 
through one or more integrated circuit layers 12, 14. 
Although not shown for simplicity, the integrated cir-
cuit 10 can have numerous layers, and the principles 
described herein are equally applicable. Referring to to 
FIG. l, vertical communication in combination with 
the planar communication occurring within integrated 
circuit layers 12, 14 results in complete three dimen-
sional communication within the integrated circuit 10. 
Hence, the integrated circuit 10 can be characterized as 15 
an integrated circuit "cube." 
8 
Essentially, electromagnetic signals are created and 
detected by electrical biasing of the junction which is 
formed by the two materials adjoined in each of the 
diode configurations. 
Communication using the diode configurations is 
initiated as follows. The diode configuration is first 
biased with a voltage. Propagation or reception de-
pends, in large part, upon the device design and direc-
tion of voltage biasing. The diode configurations of 
FIG. 2A through 2C will send and receive electromag-
netic signals having wavelengths between 1.3 and 1.55 
microns, which is well above the Si and GaAs transpar-
ency wavelength thresholds of 1.12 and 0.85 microns, 
respectively. Note that communication is possible using 
different emitter and detector types, depending upon 
the materials utilized in the configuration. 
It is further envisioned that multiple quantum well 
(MQW) reflective electroabsorption light modulators, 
surface emitting lasers (SELs), and vertical cavity sur-
face ·emitting lasers (VCSELs) developed from GaAs 
and InP based materials, including Inx, Ga1-x, where 
O<x< 1 and O<y< l, can be employed to propagate 
and/or modulate more efficiently signals in the three 
dimensional integrated circuit of FIG. 1. These devices 
cause less heating problems and can switch much faster 
than diode configurations. Detailed discussions regard-
ing SELs and VCSELs can be found in IEEE Journ. 
Quant. Elect., Vol. 64, No. 6, Special Issue on Semicon-
Integrated circuit layers communicate via electro-
magnetic signals which can pass unhindered through 
the layers due to their wavelength. If layers 12, 14 are 
fabricated from Si, then the electromagnetic signals 20 
must have a wavelength greater than 1.12 micrometers 
(µm) in order for the Si to be transparent to the electro-
magnetic signals. If the layers 12, 14 are GaAs, then the 
wavelength must be greater than 0.85 µm to establish 
transparency of the electromagnetic signals. However, 25 
many communications wavelengths are possible de-
pending upon the chemical composition of the layers 
ll, 14. Furthermore, with the implementation of modu-
lation techniques, the number of potential communica-
tion channels is virtually infinite. 30 ductor Lasers, 1991, and J. Jewell, J. Harbison, A. Scherer, Y. Lee and L. Florez, IEEE Journal Quant. 
Elect., Volume 7, No. 6, pp. 1332-1346, the disclosures 
of which both are incorporated herein by reference. 
As further shown in FIG. l, electromagnetic commu-
nication devices are positioned throughout the inte-
grated circuit 10 to permit vertical communication 
among and through IC layers. An emitter (E) 16 can 
communicate through layer 12 to a detector (D) 18. The 35 
emitter 16 can communicate through both layers 12, 14 
to a detector 22. Moreover, the emitter 16 can commu-
nicate simultaneously to both detectors 18, 22, if de-
sired. 
The electromagnetic communication devices can also 40 
be switched so as to operate as both emitters and detec-
tors, or as transceivers (EID). For instance, as illus-
trated in FIG. 1, electromagnetic communication de-
vices 24, 26 can operate as both emitters and detectors 
through the layer 12. Hence, an infinite number of com- 45 
munication configurations are envisioned. 
FIGS. 2A through 2C show various electromagnetic 
communication devices which can be used to effectuate 
the vertical electromagnetic communication channels 
of FIG. 1. FIGS. 2A through 2C illustrate diode config- 50 
urations, which are well known in the art. See Physics of 
Semiconductor Devices, by S. M. Sze (1981), which is 
incorporated by reference as if set forth in full herein be-
low. 
FIG. 2A shows a metal-semiconductor-metal (MSM) 55 
diode configuration. InxGat-xAsyPt-y materials (n-
type or p-type), where O<x<l and O<y<l, are cou-
pled to a metal, such as gold, silver, copper, aluminum, 
or the like. FIGS. 28 shows another semiconductor 
diode configuration which can be used to transmit and 60 
receive electromagnetic signals. An n-type InxGa1 -x· 
AsyPJ-y material, where O<x < 1 and O<y< I, is cou-
pled to a p-type Inx,Ga1 _..,,Asy,P1 -Y• material, where 
O<x' <I and O<y' <I. 
Although communication using diode configurations 65 
is well known in the art and is not the primary focus of 
the present invention, a brief discussion follows for a 
better understanding the merits of the present invention. 
FIGS. 3 and 4 show processes for fabricating and 
depositing device configurations as shown and de-
scribed in relation to FIGS. 2A through 2C. The depo-
sition of Jn..,, Ga 1 -x. Asy, :P1 -Y• based materials and 
devices onto host substrates is a key element to the 
realization of the diode and laser configurations, and 
more generally, to the realization of three dimensional 
communication in accordance with the present inven-
tion. 
To provide for the deposition of InGaAsP based 
materials in order to build three dimensional IC cubes, 
the inventors have developed several advanced epitax-
ial lift-off processes discussed hereafter. These pro-
cesses provide for lifting-off thin film semiconductors 
having a thickness of typically less than 20 micrometers. 
II. First Epitaxial Lift-Off And Deposition Process 
FIGS. 3A through 3G illustrate a first epitaxial lift· 
off and alignable deposition process wherein a carrier 
layer is utilized to lift off and protect device layers. 
With reference to FIG. 3A, a growth substrate 62 is 
provided with a sacrificial layer 64 and an epitaxial 
layer 66. The sacrificial layer 64 and epitaxial layer 66 
are deposited on the growth substrate 62 using any 
conventional technique. "Depositing" in the context of 
this document refers to growing a substance on another 
or any other mechanism for disposing a substance on 
another. 
In the preferred embodiment, the growth substrate 62 
is GaAs. The sacrificial layer 64 is a thin layer of alumi-
num gallium arsenide AlxGA1-xAs, where 
0.6~x ~ 1.0. Moreover, the epitaxial layers 66 comprise 
GaAs-based compounds. For example, the epitaxial 
layers 66 can comprise Al..,Ga1 -xAs with a composition 
range of O<x< 1.0. 
9 
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Mesa etch processing is then used to define device 
layers 68 from the epitaxial layer 66. The mesa etch 
uses, for example, a photoresist mask and is performed 
using, for instance, H2S04:H20(l :8: 160) as a fast gross 
etch with a final selective etch of NH40H:H202(l :200) 5 
which stops at the AIAs sacrificial layer 64. 
FIG. 3C shows that other processing steps, such as 
contact definition, can occur on the device layers 68 
either before or after the mesa etch. As shown in FIG. 
3C, metal contacts or dielectric layers 72 can be depos- 10 
ited on the device layers 68. Deposition of these layers 
72 can occur using any of numerous conventional tech-
niques. In the preferred embodiment, metal contacts 72 
are bonded to the device layers 68 via vacuum deposi- 15 ti on. 
The device layers 68 with metal contacts 72, if appli-
cable, are completely coated with a carrier layer 74. In 
the preferred embodiment, the carrier layer 74 is either 
a transparent polyimide or other organic material which 20 itself can be made to act as a release layer. Apiezon W, 
which is essentially a black, opaque wax, can also be 
utilized as described in U.S. Pat. No. 4,846,931 to Gmit-
ter et al. of Bellcore, the disclosure of which is incorpo-
rated herein by reference. Furthermore, it is also possi- 25 
ble that the carrier layer 74 could be a metal, which has 
been evaporated, sputtered, and/or plated over the 
device layers 68. However, use of a transparent poly-
imide is preferred for several reasons. Because of its 
transparency, device layers 68 can be viewed while 30 
encapsulated and therefore aligned as will be further 
discussed hereinafter. Moreover, polyimides exhibit the 
desirable mechanical property of being under residual 
tensile stress at room temperature. See Allen, M. G., 
Mehregany, M., Howe, R. T., and Senturia, S. D., "Mi- 35 
crofabricated Structures for the lnSitu Measurement of 
Residual Stress, Young's Modulus, and Ultimate Strain 
of Thin Films," Applied Physics Letters, Volume 51, No. 
4, pp. 241-244, 1987 incorporated herein by reference. 
Finally, the thermal properties of polyimides are excel- 40 
lent. Temperatures in excess of 400° C. can be main-
tained without damage to the polyimide or device lay-
ers 68 protected thereby. 
Next, as shown in FIG. 3E, the sacrificial layer 64 is 
etched away using a standard HF:H20 (l:IO) etch solu- 45 
tion to separate the device layers 68 and surrounding 
carrier layer 74 from the growth substrate 62, as shown 
in FIG. lE. In accordance with a significant aspect of 
the present invention, metal layers (e.g., Al) or Alx. SO 
Ga1-xAs layers where x>0.4 can be included in the 
device layers 68, because the device layers 68 are pro-
tected on their sides from the etch solution HF:H20 
(1: IO) by layer 74. For a further discussion, see I. Pol-
Jentier, L. Buydens, P. Van Daele, P. Demeester, "Fab- SS 
rication of GaAs-AlGaAs GRIN-SCH SQW Laser 
Diode on Silicon by Epitaxial Lift-Off," IEEE Phot. 
Tech. Lett .• 3, 2, pp. 115-117, 1991, the disclosure of 
which is incorporated herein by reference. 
After the combination of the device layers 68 and 60 
carrier layer 74 has been etched away from the substrate 
62, the combination can easily be handled and trans-
ported. 
The device layers 68 are next placed in contact with 
a host substrate 84, as shown in FIG. 3F. If the carrier 65 
layer 74 is a transparent polymer, alignment of the de· 
vice layers 68 with particular circuitry on the host sub-
strate 84 is easily accomplished. 
10 
The devices are adhered to the host substrate by a 
variety of methods, including van der Waals bonding 
and metal-metal annealing. 
After the device layers 68 have been aligned and 
positioned over desired locations on top of the host 
substrate 84, the carrier layer 74 is dissociated from the 
device layers 68. The dissociation can be effectuated 
using many techniques. 
For example, the bond between device layers 68 and 
the carrier layer 74 can be broken by the following well 
known methods: (1) thermally, for example, through 
spot heating or through local application of high-inten-
sity laser light, (2) photolytically through local expo-
sure to shortwavelength laser light, (3) photochemically 
through local exposure to short-wavelength laser light 
in the presence of a reactive gas, or (4) chemically by 
etching or dissolution. After dissociation, the device 
layers 68 are in contact with the desired locations on the 
host substrate 84, as indicated in FIG. 3G. 
Preferably, the operation in FIG. 3G is performed 
within a clean room. Moreover, the host substrate 84 
can comprise a Si or GaAs circuit which has been de-
veloped and optimized in a foundry independent of the 
device layers 68. 
An oven-annealing step may be desirable at this point 
to further consolidate and strengthen the bonds be-
tween the device layers 68 and the host substrate 84. 
Furthermore, a whole-wafer cleaning might also be 
carried out to remove any residual carrier layer mate-
rial. 
Another aspect of the first epitaxial lift-off and depo-
sition technique is that a peripheral frame (not shown) 
can be bonded to the carrier layer 74 before the growth 
substrate 62 is freed. The peripheral frame can help in 
handling and aligning the device layers 68. The assem-
bly would resemble a mounted pellicle after release 
from the growth substrate 62. 
III. Second Epitaxial Lift-Off And Deposition 
Technique 
FIGS. 4A through 40 illustrate a second epitaxial 
lift-off and alignable deposition process for fabricating 
electromagnetic communication devices wherein a 
transfer medium is utilized to invert the device layers 
68. 
The second epitaxial lift-off and deposition technique 
of FIG. 4 proceeds as the first technique shown in FIG. 
3. Steps 3A-3E of FIG. 3 are identical to steps 4A--4E 
of FIG. 4. However, at the step shown in FIG. 4F, the 
second epitaxial lift-off and deposition technique calls 
for placing the freely maneuverable combination of the 
device layer 68 and the carrier layer 74 onto a transfer 
medium, which in the preferred embodiment, is a dia-
phragm assembly 76 comprising a diaphragm 78 and 
support ring 82. The diaphragm assembly 76 is a drum-
like structure fabricated using any standard microma-
chining techniques. 
In the preferred embodiment, the diaphragm assem-
bly 76 is formed by first coating a Si wafer with approxi-
mately 4 microns of a transparent polyimide. The trans-
parent polyimide is spin cast from a commercially avail-
able polymeric acid solution (DuPont PI 2611) which is 
baked at 150° C. in air for 30 minutes and cured at 400• 
C. in nitrogen for 1 hour. After the Si wafer has been 
coated with the polyimide, the central portion of the Si 
wafer is etched from the backside using a HF:HN03:-
H20 etchant using a single-sided etching technique. A 
single-sided etching technique for this purpose is dis-
11 
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closed in J. Y. Pan and S. D. Senturia, "Suspended 
Membrane Methods for Determining the Effects of 
Humidity on the Mechanical Properties of Thin Poly-
mer Films," Society of Plastics Engineers Technical Pa-
pers: ANTEC '91, Volume 37, pp. 1618-1621, May, S 
1991, the disclosure of which is incorporated herein by 
reference. The etching process results in the diaphragm 
assembly 76 having a polymeric diaphragm 78, which 
measures approximately 4 µm thick and 3-25 millime-
ters (mm) in diameter, and which is supported by a Si 10 
ring 82. The polymeric diaphragm 78 is transparent, 
taut, and mechanically tough. Thus, the polymeric dia-
phragm 78 is ideal as a carrier for the device layers 68. 
Optionally, a low power oxygen plasma etch is per-
formed on the diaphragm 78 prior to deposition of the IS 
device layers 68. The oxygen plasma etch enhances the 
adhesion of the device layers 68 to the diaphragm 78. 
Next, the carrier layer 74 is dissolved while affixed to 
the diaphragm assembly 76. In the preferred embodi-
ment, trichloroethylene is used to dissolve the Apiezon. 20 
As a result, the device layers 68 are left alone bonded to 
the top of the polymeric diaphragm 78. Note that the 
pre-liftoff processing materials, for example, the metal 
contacts 72, now reside on the top of the device layers 
12 
onto both sides of the thin film lift-off layer while the lift 
off layer is being supported by a substrate, thereby 
providing mechanical support to the lift-off layer while 
the potentially stress and/or strain producing layers are 
deposited onto the lift-off layers. 
IV. Optical Detector Array For Imaging Systems 
For image processing and other video applications, 
an array of optical detectors 88, illustrated in FIG. 5, 
can be deposited onto a suitable substrate in accordance 
with the methods of the present invention. Such an 
array would have many advantages. 
The optical detectors 88 can be configured to receive 
simultaneously optical signals from, for example, an 
image or a video projection device. The optical signals 
are then processed massively in parallel so as to gain a 
substantial speed advantage in processing, and conse-
quently, real time evaluation of the image. 
FIG. 6 shows a cross-section of a possible optical 
array configuration and related circuitry. Preferably, 
the array is fabricated by first applying an insulating 
layer such as a polyimide layer 92 on the host substrate 
84, which has optical signal processing circuitry. The 
host substrate 84 can be Si or GaAs. Moreover, the 
68 supported by the polymeric diaphragm 78. 25 polyimide layer 72 can be 1-4 microns in thickness. 
As shown in FIG. 4G, the device layers 68 can now 
be aligned through the transparent polymeric dia-
phragm 78 and selectively deposited onto a host sub-
strate 84. Note that a single device can be selectively 
deposited from a device array, or alternatively, an en- 30 
tire array of devices can be deposited. Note also that 
larger arrays of deposited devices can be fabricated by 
aligning and depositing subarrays of devices. Prefera-
bly, the process shown in FIG. 4G is performed within 
a clean room. Moreover, the host substrate 84 can com- 35 
prise a circuit containing a Si or a GaAs substrate which 
has been developed in a foundry independent from the 
device layers 68. 
The deposition of the device layers 68 onto the host 
substrate 84 can be effectuated via many techniques. All 40 
deposition techniques described in regard to the first 
lift-off and deposition technique of FIGS. 3A through 
3G can be utilized in the second lift-off and deposition 
technique of FIG. 4. In addition, the polymeric dia-
phragm 78 can be etched away around the device layers 45 
68 so as to release the device layers 68 onto the host 
substrate 84. Furthermore, it is envisioned that the poly-
meric diaphragm 78 could be fabricated in a web-like 
manner so as to facilitate tearing and deposition of the 
device layers 68. To further enhance the alignment of 50 
device layers 68, the diaphragm assembly 76 may be 
placed in a mask aligner. With the diaphragm assembly 
76 in a mask aligner, the device layers 68 can be posi-
tioned on the host substrate 84 with a high precision (at 
least to within 1 µm). 
Another aspect of the second lift-off and deposition 
technique is that the device layers 68 with metal contact 
72 can be deposited directly onto another metal contact 
55 
86 situated at the top surface of the host substrate 84. 
The metal contact 72 and the metal contact 86 form a 60 
much better electrical bond than merely a van der 
Waals bond, generally because of the surface character-
istics of metals. Additionally, the metal contact 72 and 
the metal contact 86 can be fused together via a heating 
process so as to further enhance the electrical character- 65 
istics of the connection. 
The foregoing second lift-off process also allows 
layers of other materials such as metals to be deposited 
Next, holes 94 are cut into the polyimide layer 92. The 
holes 94 are then filled or partially filled with metals or 
metal alloys 96 such that an electrical connection is 
made, such as gold (Au). Finally, a thin film semicon-
ductor layer 98, such as lnxGa1-xAsyPt-yis deposited 
onto the metal 96 using one of the lift-off and deposition 
techniques disclosed herein. 
The metal 96 can serve the purpose of both creating 
a MSM diode configuration, as shown in FIG. 2A, and 
communicating signals to the processing circuitry 
within the host substrate 84. Alternatively, a junction 
detector (FIG. 2B) can be connected by metal to the 
processing circuitry. Because the metal interconnects 
94 are extremely short, for example, 1-2 microns, virtu-
ally no parasitic capacitance will hinder the speed of the 
optical detectors. 
Each of the detectors can be allocated its own pro-
cessing circuitry 84', as furtlter shown in FIG. 6. The 
processing circuitry 84' can directly and immediately 
process optical signals. 
A neural network can be situated in the host substrate 
84. In other similar embodiments, the data could be 
partially processed by the host substrate 84, and then 
the optical signal data could be sent to a neural network 
or another substrate. 
Processing circuitry also could be configured in hier-
archical layers. In other words, another layer of pro-
cessing circuitry could integrate the results of the pro-
cessing circuitry 84'. 
V. Third Epitaxial Lift-Off And Deposition Technique 
The optical detectors 88 described in relation to 
FIGS. 5 and 6 can be produced by using the techniques 
illustrated in FIGS. 3 and 4. However, in addition, the 
inventors have developed a third epitaxial lift-off and 
alignable deposition process for depositing an array of 
lnxGa t - xAsyP t - Y· 
The third epitaxial lift-off and deposition technique 
will be described with regard to FIG. 7. The steps of the 
process shown in FIGS. 7A-7C are substantially similar 
to the steps shown and described with respect to steps 
A-Din FIGS. 3 and 4. However, in the process of FIG. 
7, the growth substrate 62 is InP, the sacrificial layer 64 
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is InxGa1-xAsyP1 -y material, where O<x< 1 and circuit communicates with said second detector in said 
O<y<l, and the device layers 98 are ln..-Ga1-x- second monolithic multilayered integrated circuit. 
AsyP1 -y material, where 0 <x <I and 0< y < 1. 9. The circuit of claim 2, wherein said emitter com-
After the carrier layer 74 has been applied in order to prises a thin film single crystal semiconductor having a 
encapsulate the device layers 22 on the growth sub- S thickness less than 20 micrometers. 
strate 62, the lnP growth substrate 62 is etched away 10. The circuit of claim 3, wherein said emitter com-
with a first etch solution. In the preferred embodiment, prises In..-Ga1-xAsyP1-ysemiconductor material where 
the first etch solution can be, for example, HCl:H3P04 O<x< l and O<y< l and wherein said host substrate 
(3:1). The first etch solution does not affect the In- comprises silicon. 
GaAsP sacrificial layer 64, as shown in FIG. 70. The 10 11. The circuit of claim 4, wherein said detector com-
lnGaAsP sacrificial layer 64 can be used with the de- prises In,..Ga1-xAsyP1-ysemiconductor material where 
vice layers 94 as part of the emitting and/or detecting O<x< 1 and O<y< 1 and wherein said host substrate 
device. Alternatively, a second etch solution, which can comprises silicon. 
be, for example, HF:HiOi:HiO (1:1:10) or HiS04:- 12. The circuit of claim 10, wherein said lnxGa1-x-
H2o2:HiO (1:1:1) in the preferred embodiment, can be 15 AsyP-ysemiconductor material is coupled to metal so 
applied to eliminate the lnGaAsP sacrificial layer 64, as as to create said emitting junction. 
illustrated in FIG. 7E. Metals and/or dielectric layers 13. The circuit of claim 11, wherein said InxGa1 -x-
can be deposited onto both sides of the epitaxial devices AsyP1 - y semiconductor material is coupled to metal so 
as outlined in FIG. 4. as to.create said detecting junction. 
At this point, the semiconductor layers 98 can be 20 14. A monolithic multilayered integrated circuit, 
selectively aligned and positioned onto the host sub- comprising: 
strate 84, as illustrated in FIG. 3, depending upon the a first layer having a top and a bottom and an electri-
desired ultimate configuration of the device layers 98. cal connection therethrough to connect said top to 
a substrate at said bottom; and 
In the alternative, as shown in FIG. 7F and 7G, the 25 a thin film semiconductor layer situated at said top in 
diaphragm assembly 76 can be used to invert the semi- connection with said electrical connection, said 
conductor layers 98 before deposition onto the host thin film semiconductor layer being formed on a 
substrate 84. growth substrate separately from said first layer 
Those persons skilled in the art will readily appreci- and subsequently deposited onto said first layer. 
ate the many modifications that are possible without 30 15. The circuit of claim 14, wherein said thin film 
materially departing from the novel teachings of the semiconductor layer comprises a single crystal. 
present invention. Accordingly, all such modifications 16. The circuit of claim 14, wherein said thin film 
are intended to be included within the scope of the semiconductor layer measures less than 20 micrometers 
present invention. in thickness. 
Wherefore, the following inventions are claimed: 35 17. The circuit of claim 14, wherein said electrical 
1. A monolithic multilayered integrated circuit, com- connection comprises metal. 
prising a thin film semiconductor emitter means for 18. The circuit of claim 14, wherein said thin film 
sending electromagnetic signals encoded with informa- semiconductor layer comprises In,..Ga l -xAsyP I - ysemi-
tion to a said monolithic multilayered integrated circuit, conductor material where O<x< I and O<y< 1. 
said detector means being formed separately from said 40 19. The circuit of claim 14, wherein said first layer 
monolithic multilayered integrated circuit and being comprises polyimide. 
subsequently deposited in said circuit. 20. An optical detector for an integrated circuit in an 
2. A monolithic rnultilayered integrated circuit, com- imaging system, comprising: 
prising: a first layer having a top and a bottom and a metal 
a first substrate having a first and a second side; 45 electrical connection therethrough to a substrate 
an emitter situated to send electromagnetic signals with processing circuitry configured to process 
towards the direction of said first side, said emitter electrical signals; and 
being formed on a growth substrate which is sepa- a thin film semiconductor layer situated at said top 
rate from said integrated circuit and subsequently and connected to said metal electrical connection, 
deposited onto a host substrate in said integrated so said thin film semiconductor layer in combination 
circuit; and with said metal electrical connection configured to 
a detector situated to receive said electromagnetic receive said optical signals from an exterior source 
signals from the direction of said second side. and convert said optical signals into electrical sig-
3. The circuit of claim 2, wherein said emitter com- nals, said thin film semiconductor layer being 
prises an emitting junction. SS formed on a growth substrate independently of said 
4. The circuit of claim 2, wherein said detector com- first layer and being subsequently deposited onto 
prises a detecting junction. said first layer. 
5. The circuit of claim 2, wherein said host substrate 21. The circuit of claim l, further comprising a mono-
comprises Si. lithically integrated thin film semiconductor detector 
6. The circuit of claim 2, wherein said emitter com- 60 means and wherein said electromagnetic signals pass 
prises a thin film semiconductor having a thickness less through a substrate to said thin film detector means, said 
than 20 micrometers. thin film detector means being formed separately from 
7. The circuit of claim 2, wherein said detector corn- said monolithic multilayered integrated circuit and 
prises a thin film device having a thickness less than 20 being subsequently deposited in said circuit. 
micrometers. 65 22. A monolithic rnultilayered integrated circuit com-
8. The circuit of claim 2, further comprising a second prising a thin film semiconductor detector means for 
monolithic rnultilayered integrated circuit having a receiving electromagnetic signals encoded with infor-
second detector and wherein said emitter in said first mation form an emitter means situated remote from said 
15 
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depositing said emitter on said host substrate from 
said transfer medium. 
monolithic multilayered integrated circuit, said detector 
means being formed separately from said monolithic 
multilayered integrated circuit and being subsequently 
deposited in said circuit. 
23. A monolithic multilayered integrated circuit, 
comprising: 
34. The circuit of claim 32, wherein said detector is 
created and deposited on said host substrate by the 
S following steps: 
a first substrate having a first and a second side; 
an emitter situated to send electromagnetic signals 
towards the direction of said first side; and 
a detector situated to receive said electromagnetic 10 
signals from the direction of said second side, said 
detector being formed on a growth substrate which 
is separate from said integrated circuit and subse-
quently deposited on a host substrate in said inte- IS 
grated circuit. 
24. The circuit of claim 23, wherein said detector 
comprises a detecting junction. 
25. The circuit of claim 23, wherein said substrate 
comprised silicon. 
26. The circuit of claim 23, wherein said detector 
comprises a thin film semiconductor having a thickness 
less than 20 micrometers. 
20 
27. The circuit of claim 23, wherein said emitter com-
prises a thin film semiconductor having a thickness less 25 
than 20 micrometers. 
28. The circuit of claim 23, wherein said emitter com-
prises a thin film single crystal semiconductor having a 
thickness less than 20 micrometers. 
29. The circuit of claim 23, wherein said detector 30 
comprises a thin film single crystal semiconductor hav-
ing a thickness less than 20 micrometers. 
30. The circuit of claim 23, wherein said detector 
comprises lnxGa1 -xAsyP1 -y semiconductor material, 35 
where 0<x<1 and 0 < y < 1, and wherein said host 
substrate comprises silicon. 
31. The circuit of claim 30, wherein said emitter com-
prises lnxGa J -xAsyP1 -y semiconductor material, 
where 0 < x < I and 0 < y < I, and wherein said host 40 
substrate comprises silicon. 
32. A monolithic multilayered integrated circuit, 
comprising: 
a first substrate having a first side and a second side; 
an emitter situated to send electromagnetic signals 45 
towards the direction of said first side; 
a detector situated to receive said electromagnetic 
signals from the direction of said second side; 
wherein said emitter and said detector are created on 
another separate substrate, independently of said SO 
integrated circuit, and are then deposited on a host 
substrate in said integrated circuit. 
33. The circuit of claim 32, wherein said emitter is 
created and deposited on said host substrate by the SS 
following steps: 
depositing a thin film epitaxial layer on a sacrificial 
layer situated on a growth substrate; 
defining said emitter in said epitaxial layer; 
coating said emitter with a carrier layer; 
removing said sacrificial layer to release the combina-
tion of said emitter and said carrier layer from said 
growth substrate; 
positioning said emitter on a transfer medium; 
removing said carrier layer; and 
60 
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depositing a thin film epitaxial layer on a sacrificial 
layer situated on a growth substrate; 
defining said detector in said epitaxial layer; 
coating said detector with a carrier layer; 
removing said sacrificial layer to release the combina-
tion of said detector and said carrier layer from said 
growth substrate; 
positioning said detector on a transfer medium; 
removing said carrier layer; and 
depositing said detector onto said host substrate from 
said transfer medium. 
35. A monolithic multilayered integrated circuit, 
comprising: 
a first layer having a top and a bottom and an electri-
-cal connection therethrough to connect said top to 
a substrate at said bottom; 
a thin film semiconductor layer situated at said top in 
connection with said electrical connection; 
wherein said thin film semiconductor layer is formed 
and deposited on said first layer by the following 
steps: 
forming said semiconductor layer on a sacrificial 
layer situated on a growth substrate; 
coating said semiconductor layer with a carrier 
layer; 
etching away said growth substrate; 
etching away said sacrificial layer; 
positioning said semiconductor layer against a 
transfer medium; 
removing said carrier layer; and 
depositing said semiconductor layer on said first 
layer from said transfer medium. 
36. An optical detector for an integrated circuit in an 
imagiP..g system, comprising: 
a first layer having a top and a bottom and a metal 
electrical connection therethrough to a substrate 
with processing circuitry configured to process 
electrical signals; 
a thin film semiconductor layer situated at said top 
and connected to said metal electrical connection, 
said thin film semiconductor layer in combination 
with said metal electrical connection configured to 
receive said optical signals from an exterior source 
and convert said optical signals into electrical sig-
nals; and 
said thin film semiconductor layer being indepen-
dently formed from said first layer and then depos-
ited on said first layer by the following steps; 
forming said thin film semiconductor layer on a 
sacrificial layer situated on a growth substrate; 
coating said semiconductor layer with a carrier 
layer; 
etching away said growth substrate; 
etching away said sacrificial layer; 
positioning said semiconductor layer against a 
transfer medium; 
removing said carrier layer; and 
depositing said semiconductor layer on said first 
layer from said transfer medium. 
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